|
||||||||||
| PREV NEXT | FRAMES NO FRAMES | |||||||||
| Packages that use com.sun.electric.tool.io.input.verilog | |
|---|---|
| com.sun.electric.tool.io.input.verilog | |
| Classes in com.sun.electric.tool.io.input.verilog used by com.sun.electric.tool.io.input.verilog | |
|---|---|
| VerilogData
User: gg151869 Date: Jan 19, 2007 |
|
| VerilogData.VerilogInstance
|
|
| VerilogData.VerilogModule
Class to represent subcells |
|
| VerilogData.VerilogPort
This class covers input/output/inout |
|
| VerilogData.VerilogWire
This class covers wires. |
|
| VerilogReader.VerilogPreferences
|
|
|
||||||||||
| PREV NEXT | FRAMES NO FRAMES | |||||||||