|
||||||||||
| PREV CLASS NEXT CLASS | FRAMES NO FRAMES | |||||||||
| SUMMARY: NESTED | FIELD | CONSTR | METHOD | DETAIL: FIELD | CONSTR | METHOD | |||||||||
java.lang.Objectcom.sun.electric.tool.io.output.Output
com.sun.electric.tool.io.output.Topology
com.sun.electric.tool.io.output.GenerateVHDL
public class GenerateVHDL
This is the VHDL generation facility.
| Nested Class Summary | |
|---|---|
static class |
GenerateVHDL.VHDLPreferences
|
| Nested classes/interfaces inherited from class com.sun.electric.tool.io.output.Topology |
|---|
Topology.CellAggregateSignal, Topology.CellNetInfo, Topology.CellSignal, Topology.MyCellInfo, Topology.Visitor |
| Nested classes/interfaces inherited from class com.sun.electric.tool.io.output.Output |
|---|
Output.OutputPreferences, Output.WriteJELIB |
| Field Summary |
|---|
| Fields inherited from class com.sun.electric.tool.io.output.Topology |
|---|
topCell |
| Fields inherited from class com.sun.electric.tool.io.output.Output |
|---|
dataOutputStream, errorLogger, filePath, printWriter, quiet, stringWriter |
| Method Summary | |
|---|---|
protected boolean |
canParameterizeNames()
Method to tell the netlister to mangle cell names that are parameterized. |
static java.util.List<java.lang.String> |
convertCell(Cell cell,
GenerateVHDL.VHDLPreferences vp)
Method to convert a cell to a list of strings with VHDL in them. |
protected void |
done()
Abstract method called after traversal |
protected java.lang.String |
getGlobalName(Global glob)
Method to return the proper name of a Global signal |
protected java.lang.String |
getGroundName(Network net)
Method to return the proper name of Ground (just use whatever name is there) |
protected java.lang.String |
getPowerName(Network net)
Method to return the proper name of Power (just use whatever name is there) |
protected java.lang.String |
getSafeCellName(java.lang.String name)
Method to adjust a cell name to be safe for Verilog output. |
protected java.lang.String |
getSafeNetName(java.lang.String name,
boolean bus)
Method to adjust a network name to be safe for VHDL output. |
protected Netlist.ShortResistors |
getShortResistors()
Method to tell the netlister how to short resistors |
protected boolean |
isAggregateNameGapsSupported()
Method to decide whether aggregate names (busses) can have gaps in their ranges. |
protected boolean |
isAggregateNamesSupported()
Method to report that aggregate names (busses) are not used. |
protected boolean |
isCaseSensitive()
Method to tell the netlister to be case-sensitive. |
protected boolean |
isLibraryNameAlwaysAddedToCellName()
Method to report that library names are not always prepended to cell names. |
protected boolean |
isNetworksUseExportedNames()
Method to tell the netlister that export names DO take precedence over arc names when determining the name of the network. |
protected boolean |
isSeparateInputAndOutput()
Method to tell netlister not to separate input and output names (this module does more detailed separation). |
protected boolean |
skipCellAndSubcells(Cell cell)
Method to tell the netlister to deal with all Cells. |
protected void |
start()
Method to start the output. |
protected void |
writeCellTopology(Cell cell,
Topology.CellNetInfo cni,
VarContext context,
Topology.MyCellInfo info)
Method to write one level of hierarchy. |
| Methods inherited from class com.sun.electric.tool.io.output.Topology |
|---|
enterCell, enumerateLayoutView, getCellNetInfo, getUniqueCellName, isChooseBestExportName, isShortExplicitResistors, isShortResistors, maxNameLength, parameterizedName, unIndexedName, validateSkippedCell, writeCell, writeCell |
| Methods inherited from class com.sun.electric.tool.io.output.Output |
|---|
closeBinaryOutputStream, closeStringsOutputStream, closeTextOutputStream, emitCopyright, exportCellCommand, finishWrite, getAreaToPrint, getNumErrors, getNumWarnings, getOutputPreferences, openBinaryOutputStream, openStringsOutputStream, openTextOutputStream, reportError, reportWarning, saveJelib, setContinuationString, setOutputWidth, writeLibrary, writeLibrary, writePanicSnapshot, writeWidthLimited |
| Methods inherited from class java.lang.Object |
|---|
clone, equals, finalize, getClass, hashCode, notify, notifyAll, toString, wait, wait, wait |
| Method Detail |
|---|
public static java.util.List<java.lang.String> convertCell(Cell cell,
GenerateVHDL.VHDLPreferences vp)
cell - the Cell to convert.
protected void start()
start in class Topologyprotected void done()
Topology
done in class Topology
protected void writeCellTopology(Cell cell,
Topology.CellNetInfo cni,
VarContext context,
Topology.MyCellInfo info)
writeCellTopology in class Topologyprotected java.lang.String getSafeCellName(java.lang.String name)
getSafeCellName in class Topologyname - the cell name.
protected boolean skipCellAndSubcells(Cell cell)
skipCellAndSubcells in class Topologyprotected java.lang.String getPowerName(Network net)
getPowerName in class Topologyprotected java.lang.String getGroundName(Network net)
getGroundName in class Topologyprotected java.lang.String getGlobalName(Global glob)
getGlobalName in class Topologyprotected boolean isNetworksUseExportedNames()
isNetworksUseExportedNames in class Topologyprotected boolean isLibraryNameAlwaysAddedToCellName()
isLibraryNameAlwaysAddedToCellName in class Topologyprotected boolean isAggregateNamesSupported()
isAggregateNamesSupported in class Topologyprotected boolean isAggregateNameGapsSupported()
isAggregateNameGapsSupported in class Topologyprotected boolean isSeparateInputAndOutput()
isSeparateInputAndOutput in class Topologyprotected boolean isCaseSensitive()
isCaseSensitive in class Topologyprotected Netlist.ShortResistors getShortResistors()
getShortResistors in class Topologyprotected boolean canParameterizeNames()
canParameterizeNames in class Topology
protected java.lang.String getSafeNetName(java.lang.String name,
boolean bus)
getSafeNetName in class Topology
|
||||||||||
| PREV CLASS NEXT CLASS | FRAMES NO FRAMES | |||||||||
| SUMMARY: NESTED | FIELD | CONSTR | METHOD | DETAIL: FIELD | CONSTR | METHOD | |||||||||