|
||||||||||
| PREV CLASS NEXT CLASS | FRAMES NO FRAMES | |||||||||
| SUMMARY: NESTED | FIELD | CONSTR | METHOD | DETAIL: FIELD | CONSTR | METHOD | |||||||||
java.lang.Objectcom.sun.electric.tool.io.output.Output.OutputPreferences
com.sun.electric.tool.io.output.Verilog.VerilogPreferences
public static class Verilog.VerilogPreferences
| Field Summary | |
|---|---|
java.util.Map<Cell,java.lang.String> |
modelFiles
|
boolean |
parameterizeModuleNames
|
boolean |
stopAtStandardCells
|
boolean |
useAssign
|
boolean |
useTrireg
|
| Fields inherited from class com.sun.electric.tool.io.output.Output.OutputPreferences |
|---|
includeDateAndVersionInOutput, useCopyrightMessage |
| Constructor Summary | |
|---|---|
Verilog.VerilogPreferences(boolean factory)
|
|
| Method Summary | |
|---|---|
Output |
doOutput(Cell cell,
VarContext context,
java.lang.String filePath)
|
| Methods inherited from class java.lang.Object |
|---|
clone, equals, finalize, getClass, hashCode, notify, notifyAll, toString, wait, wait, wait |
| Field Detail |
|---|
public boolean useTrireg
public boolean useAssign
public boolean stopAtStandardCells
public boolean parameterizeModuleNames
public java.util.Map<Cell,java.lang.String> modelFiles
| Constructor Detail |
|---|
public Verilog.VerilogPreferences(boolean factory)
| Method Detail |
|---|
public Output doOutput(Cell cell,
VarContext context,
java.lang.String filePath)
doOutput in class Output.OutputPreferences
|
||||||||||
| PREV CLASS NEXT CLASS | FRAMES NO FRAMES | |||||||||
| SUMMARY: NESTED | FIELD | CONSTR | METHOD | DETAIL: FIELD | CONSTR | METHOD | |||||||||